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Abstract-  In this paper, we have made a comparison 
between RISC (Reduced Instruction Set Computer) 
and CISC (Complex Instruction Set Computer.) RISC 
and CISC are two different types of microprocessor 
architectures. RISC is a computer microprocessor 
that uses simple instructions which can be divided 
into multiple instructions that performs low level 
operations within a single clock cycle while CISC is 
a PC processor which utilizes single direction to 
execute a few low level operations, for example, 
stacking from memory, a number juggling operation, 
and a memory store or are fit for multi-step 
operations or tending to modes inside single 
guideline. The principle distinction amongst RISC 
and CISC is in the quantity of figuring cycles each of 
their directions take. The distinction in the quantity of 
cycles depends on the intricacy and the objective of 
their directions. 
I. INTRODUCTION  
 
A reduced instruction set computer (RISC 
/pronounce as ˈrisk’/) is a computer processor which 
uses simple instructions that can be divided into 
multiple instructions which performs low level 
operations within a single clock cycle, as its name 
clarify “REDUCED INSTRUCTION SET”RISC 
(Reduced Instruction Set Computer) is used in 
portable devices because of its power efficiency Such 
as Nintendo DS, Apple iPod. RISC is a kind of 
microchip engineering that utilizations exceptionally 
upgraded set of directions. RISC decreases the cycles 
per guideline at the expense of the quantity of 
directions per program. Pipelining is one of the 
extraordinary normal for RISC. It is performed by 
covering the execution of a few guidelines in a 
pipeline design [1-3]. It has an elite point of interest 
over the CISC design. The design of a RISC is 
appeared in Figure 1.  
A mind boggling direction set PC (CISC/purport as 
ˈsisk'/) is a PC processor where single guideline can 
execute a few low level operations, for example, load 
from memory, a number-crunching operation and a 
memory store or are equipped for multi-step 
operations [4-8] or tending to modes inside single 
guidelines, as its name clear up "COMPLEX 
INSTRUCTION SET". 
The CISC approach tries to reduce the number of 
instructions per program, reducing the number of 
cycles per instruction. Computers based on the CISC 
architecture are designed to decrease the memory 
cost. As large programs need more storage, so 
increasing the memory cost and large memory 
becomes more expensive. To tackle these issues, the 
quantity of directions per system can be diminished 
by installing the quantity of operations in a solitary 
guideline, subsequently making the guidelines more 
intricate. The engineering of a CISC is appeared in 
Figure 2. 
 
Figure 1: RISC Architecture 
 
                Figure 2: CISC Architecture 
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II. CHARACTERISTICS of RISC and CISC 
RISC architecture uses simple Instructions.RISC 
supports few simple data types and produces complex 
data types.RISC permits any register to use in any 
context.RISC utilizes simple addressing modes and 
fixed length instructions for pipelining.The amount of 
work that a computer can perform is reduced by 
separating load and store instructions.RISC contains 
a big number of registers to prevent various numbers 
of interactions with memory.In RISC architecture, 
Pipelining is easy as the execution of all instructions 
have to be done in a uniform interval of time i.e. one 
click.In RISC architecture, more RAM is needed to 
store assembly level instructions.Reduced 
instructions need less number of transistors in 
RISC.Compiler is used for the purpose of to 
conversion operation means to convert high-level           
language statement into the code of its form [9-14]. 
In comparison, CISC has the following 
characteristics. Instruction decoding is too complex. 
One instruction is needed to support multiple 
addressing modes. Less chip space is required 
enough for general purpose registers for the 
instructions that are operated directly on memory. 
Various CISC designs are set up two special registers 
for the stack pointer, handling interrupts, etc. MUL is 
referred to as a “complex instruction” and requires 
the programmer for storing functions [15-17].  
III. RISC vs. CISC 
RISC (Reduced Instruction Set Computing) and 
CISC (Complex Instruction Set Computing) are two 
diverse PC designs that are regularly utilized these 
days. The primary distinction amongst RISC and 
CISC is the measure of processing cycles each of 
their directions thought on playing out a particular 
capacity [18-26].With CISC, each instruction may 
use much greater number of cycles before completion 
than in RISC.The reason behind the difference in 
number of cycles utilized is the complexity 
and goal of their instructions. In RISC, each 
instruction is use to perform a very small task. So if 
we want some complex task to be done, then we need 
a lot of these instructions to be combined together. 
With CISC, each instruction is similar to a high 
level language code. We only need a few instructions 
to get what we want as each instruction does a lot.In 
terms of the list of available instructions, RISC has 
the longer instructions over CISC. This is because 
each small step may need a separate instruction 
[27]unlike in CISC where a single instruction is 
enough to perform multiple steps. Although CISC 
may be easier for programmers, it also has its 
negative aspect [28-36]. Using CISC may not be as 
proficient as when we use RISC. This is because 
inefficiencies in the CISC code will then be used 
again and again, leading to wasted cycles. Using 
RISC allows the programmer to remove unneeded 
code and prevent wasting cycles.A simple 
comparison between these two architecture is shown 
in Table 1. 
 
CISC RISC 
Emphasizes on 
hardware 
Emphasizes on 
software 
Variable length 
instruction 
Single word 
instruction 
Variable format Fixed field decoding 
Memory 
Operations 
Load and store 
architecture 
Complex 
Operations 
Simple Operations 
Includes multi-
clock 
Single-clock 
Complex 
instructions 
Reduced instruction 
only 
Memory-to-
memory: 
“LOAD” and 
“STORE” 
incorporated in 
instructions 
Register to register: 
“LOAD” and 
“STORE” are 
independent 
instructions 
High cycles per 
second, Small 
code sizes 
Low cycles per 
second, Large code 
sizes 
Transistors used 
for storing 
complex 
instructions 
Spends more 
transistors on memory 
registers 
             Table 1: RISC vs. CISC 
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IV. EXPLANATORY COMPARISON OF 
CISC AND RISC 
A very detailed comparison between 
RISC and CISC is shown below. 
CISC 
1. Very large 
instruction sets 
reaching up to and 
above three hundred 
separate instructions. 
 
2. Performance was 
improved by allowing 
the simplification of 
program compilers, as 
the range of more 
advanced instructions 
available led to less 
refinements having to 
be made at the 
compilation process. 
However, the 
complexity of the 
processor hardware and 
architecture that 
resulted can cause such 
chips to be difficult to 
understand and 
program for, and also 
means they can be 
expensive to produce. 
 
3. More specialize 
RISC 
1. Small set of 
instructions, simplified 
and reduced instruction 
set, numbering one 
hundred instructions or 
less. 
 
2. Because of simple 
instructions, RISC chips 
requires less transistors to 
produce processors. Also 
the reduced instruction set 
means that the processor 
can execute the 
instructions more quickly, 
potentially allowing 
greater speeds. On the 
other hand only allowing 
such simple instructions 
means a greater burden is 
placed on the software 
itself. Less instructions in 
the instruction set means 
greater emphasis on the 
efficient writing of 
software with the 
instructions that are 
available. 
addressing modes and 
registers also being 
implemented, with 
variable length 
instruction codes. 
4. Instruction pipelining 
can’t be implemented 
easily. 
5. Many complex 
instructions can access 
memory, such as direct 
addition between data 
in two memory 
locations. 
6. Mainly used in 
normal PC’s, 
Workstations and 
Servers. 
7. CISC systems 
shorten execution time 
by reducing thenumber 
of instructions per 
program. 
 
 
3. Addressing modes are 
simplified back to four or 
less, and the length of the 
codes is fixed in order to 
allow standardization 
across the instruction set. 
 
4. Instruction pipelining 
can be implemented 
easily. 
 
5. Only LOAD/STORE 
instructions can access 
memory. 
 
6. Mainly used for real 
time applications. 
 
7. RISC systems shorten 
execution time by 
reducing the clockcycles 
per instruction (i.e. simple 
instructions take 
lesstimeto interpret). 
 
 
   Table 2: Explanatory 
Comparison between RISC and CISC 
  
V. Examples Of RISC and CISC 
The example of RISC includes but not limited to  
 MIPS 
  DEC Alpha 
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  SUN Sparc,  
 IBM 801 
 
The example of CISC includes but not limited to 
 VAX 
 Intel X86 
 IBM 360/370 
 
VI. CONCLUSION 
We can’t differentiate RISC and CISC technology 
because both are suitable at their specific application. 
What counts are how fast a chip can execute the 
instructions it is given and how well it runs existing 
software. Today, both RISC and CISC producers are 
doing everything to get an edge on the opposition. To 
finish up from the above correlation of RISC and 
CISC (diminished directions set PC and complex 
guidelines set PC individually.) We understand that 
RISC is more ideal as far as unpredictability. CISC is 
excessively mind boggling, making it impossible to 
comprehend and program which implies they are 
hard to comprehend and costly to deliver. 
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